Interfacing Java with Reconfigurable Hardware
نویسندگان
چکیده
It is well known that Field Programmable Gate Arrays (FPGAs) can be used to accelerate calculations that take too much time on a Central Processing Unit (CPU). Methodologies have been proposed to reconfigure the FPGA at run time, depending on the needs of the system. The CPU and FPGA generally communicate through message passing, letting the programmer decide exactly which data needs to be passed to the FPGA. As opposed to message passing, we propose a transparent interface between the FPGA and the CPU, which runs a Java Virtual Machine (JVM). Our interface allows regular Java method calls to be intercepted and executed by the FPGA. Conversely, the FPGA will be able to call software methods on the CPU. This portable and transparent interface promotes objectoriented software design for hardware supported applications. Moreover, it allows easy hardware acceleration of existing Java applications.
منابع مشابه
A Java Development and Runtime Environment for Reconfigurable Computing
Fast runtime reconfigurable hardware enables system designers to swap hardware into and out of an FPGA much as the pages of virtual memory are swapped into and out of virtual memory. Java provides a powerful object-oriented language with constructs to support multiple threads. In this paper, we discuss a method for developing reconfigurable hardware object class libraries, a runtime environment...
متن کاملInterfacing Operating Systems components with embedded Java applications
In this paper we show a way to interfacing operating systems components with embedded Java applications. This interfacing is achieved using the foreign function interface of a Java Virtual Machine that does the binding between the Java methods and C functions at compile time. The operating system used provides just the necessary support for the application execution, avoiding unnecessary compon...
متن کاملHardware spiking neural network with run-time reconfigurable connectivity in
A cellular hardware implementation of a spiking neural network with run-time reconfigurable connectivity is presented. It is implemented on a compact custom FPGA board which provides a powerful reconfigurable hardware platform for hardware and software design. Complementing the system, a CPU synthesized on the FPGA takes care of interfacing the network with the external world. The FPGA board an...
متن کاملCompiler and Run Time Support to Accelerate Java Applications on a Run Time Reconfigurable System
Reconfigurable Computing (RC) is a technology that makes use of programmable logic (FPGAs) in conjunction with a traditional microprocessor to accelerate generalpurpose applications. Although the hardware resources in current FPGA devices are rapidly growing, a full-sized application will completely overwhelm even the largest available device. Consequently, only a portion of the application can...
متن کاملDemonstration Abstract: RAMP: Accelerating Wireless Sensor Hardware Design with a Reconfigurable Analog/Mixed-Signal Platform
To meet the demanding requirements in the growing area of wireless sensing applications, some sensing platforms have included low-power application-specific hardware to process the sensor data for compression and pre-classification of the relevant information. While this additional hardware can reduce the overall power consumption of the system, a unique hardware solution is required for each a...
متن کامل